18 MAY. 2019 · How I can parallelize a RAM in FPGA https://surf-vhdl.com/how-to-implement-a-multi-port-memory-on-fpga/ Website https://surf-vhdl.com Telegram channel https://t.me/SurfVhdl You can contact me mail: podcast@surf-vhdl.com Telegram: https://t.me/francesco_surfvhdl Teachable courses https://surf-vhdl.link/courses

13 MAY. 2019 · Learn how to optimize a multiplier in particular cases: For a technical analysis go to the post: https://surf-vhdl.link/OptimizationVhdl12b25 Website https://surf-vhdl.com Telegram channel https://t.me/SurfVhdl You can contact me mail: podcast@surf-vhdl.com Telegram: https://t.me/francesco_surfvhdl Teachable courses https://surf-vhdl.link/courses

28 ABR. 2019 · Link to the post: https://surf-vhdl.link/99990 Website https://surf-vhdl.com Telegram channel https://t.me/SurfVhdl You can contact me mail: podcast@surf-vhdl.com Telegram: https://t.me/francesco_surfvhdl Teachable courses https://surf-vhdl.link/courses Music by Francis Preve - https://www.francispreve.com

23 ABR. 2019 · In this podcast we will understand how to connect a clock signal to our FPGA Website https://surf-vhdl.com Telegram channel https://t.me/SurfVhdl You can contact me mail: podcast@surf-vhdl.com Telegram: https://t.me/francesco_surfvhdl Teachable courses https://surf-vhdl.link/courses

10 ABR. 2019 · What is dithering? Where we can use this technique? Website https://surf-vhdl.com Telegram channel https://t.me/SurfVhdl You can contact me mail: podcast@surf-vhdl.com Telegram: https://t.me/francesco_surfvhdl Teachable courses https://surf-vhdl.link/courses Music by Francis Preve - https://www.francispreve.com

6 ABR. 2019 · VHDL Generic Website https://surf-vhdl.com Telegram channel https://t.me/SurfVhdl You can contact me mail: podcast@surf-vhdl.com Telegram: https://t.me/francesco_surfvhdl Teachable courses https://surf-vhdl.link/courses Music by Francis Preve - https://www.francispreve.com

22 MAR. 2019 · Even if the VHDL is not a software language, we can find a tyoica SW statement, the iterative statement. Let’s see how to use this https://t.me/SurfVhdl/92 Website https://surf-vhdl.com Telegram channel https://t.me/SurfVhdl You can contact me mail: podcast@surf-vhdl.com Telegram: https://t.me/francesco_surfvhdl Teachable courses https://surf-vhdl.link/courses Music by Francis Preve - https://www.francispreve.com

18 MAR. 2019 · Let’s understand how to implement a conditional statement in VHDL image for the episode http://t.me/SurfVhdl/86 Website https://surf-vhdl.com Telegram channel https://t.me/SurfVhdl You can contact me mail: podcast@surf-vhdl.com Telegram: https://t.me/francesco_surfvhdl Teachable courses https://surf-vhdl.link/courses Music by Francis Preve - https://www.francispreve.com

13 MAR. 2019 · Wait Statements in VHDL Reference to pictures: https://t.me/SurfVhdl/82 Website https://surf-vhdl.com Telegram channel https://t.me/SurfVhdl You can contact me mail: podcast@surf-vhdl.com Telegram: https://t.me/francesco_surfvhdl Teachable courses https://surf-vhdl.link/courses Music by Francis Preve - https://www.francispreve.com

7 MAR. 2019 · Q&A#07- What is the first thing that a recruiter does? When a recruiter needs to hire you as VHDL expert, what do you think he or she will do to understand if you are good for him or her? What can you do in order to result a VHDL user? Let’s see in this podcast. Here you can find the feedback of my VHDL student https://surf-vhdl.link/vhdl-student Telegram channel https://t.me/SurfVhdl You can contact me mail: podcast@surf-vhdl.com Telegram: https://t.me/francesco_surfvhdl Teachable courses https://surf-vhdl.link/courses